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1.1 15% [14] 90[nm]

















































RT [ 2.2] 2
C C
















   x = a + b;
   y = b – c;
   s = x + y + d;


























































4. u1 u2 CS(Control Step)
1 4 u1 u2 (yield-equivalent)
1 2 u1 u2





















































κ = 0.8 1 0.7 2 1.0
1 1.0 2 1















2. ∆area cost/∆performance improvement resource sharing








































































0 CLKlower clk (i)
CLKlower ≤ clk (i) ≤ CLKupper (2.7)
j FUj 0 DelayjMin
DelayjMax clk (i) FUj S (clk (i) , FUj)
S (clk (i) , FUj) = dDelayjMax ÷ clk (i)e × clk (i)−DelayjMax (2.8)
18
27 E (clk (i) , FUj)
E (clk (i) , FUj) = dDelayjMax ÷ clk (i)e − dDelayjMin ÷ clk (i)e+ 1
DFG j numj clk (i)
AV Eslack (i)
AV Eslack (i) =
∑
numj × S (clk (i) , FUj)∑
numj
AV Eevent (i)
AV Eevent (i) =
∑
numj × E (clk (i) , FUj)∑
numj
clk (i) clksuitability (clk (i))
clksuitability (clk (i)) =
1





















0 ≤ Dj(t) ≤ 1,∀t ≥ 0 (3.1)
∞∑
t=0
Dj(t) = 1 (3.2)
Dj(t) = 0,∀t ≤ 0 (3.3)














































/FU CVLS(Condition Vector List Schedul-
ing) [19, 20] FU























3x = a + b – c + d;
if(a != 0)
y = x + c;
else if(a + b < c)
Conditionals: a != 0 ―(2)
a + b < c ―(4)
y = c + d;



































(b) CV (b) (3) (4) (3) (5) (3) (6)
FUVf (k) k FUf
CV 3 CV (a)
(3) (5) ADD1 FUVADD1(3) = [1, 1, 0]















C++ CPU Intel Xeon
3.4GHz 4GB OS Debian/Sarge 16bit




0.04[ns] 0.850 0.900 0.950
0.50[ns]
• DCT






EWF3 EWF 3 102
• FIR
FIR X (n) Y (n)





































[2, 13, 9] 0.85 16.7%




















clk[ns] exe step clk CS
( ) [ns] [ns]
DCT(+3,*3) 0.50 +:3 *:5 0.61 38 23.18
[2] 0.50 +:1 *:2 1.74 16 27.84
[13] 0.50 +:1 *:2 1.74 16 27.84
[9] 0.50 +:1 *:2 1.74 16 27.84
EWF(+3,*2) 0.50 +:1 *:2 1.55 18 27.90
[2] 0.50 +:1 *:2 1.72 18 30.96
[13] 0.50 +:1 *:2 1.72 18 30.96
[9] 0.50 +:1 *:2 1.72 18 30.96
EWF3(+3,*2) 0.50 +:1 *:2 1.63 52 84.76
[2] 0.50 +:1 *:2 1.74 52 90.48
[13] 0.50 +:1 *:2 1.74 52 90.48
[9] 0.50 +:1 *:2 1.74 52 90.48
FIR(+4,*4) 0.50 +:2 *:3 1.00 45 45.00
[2] 0.50 +:1 *:2 1.69 31 50.70
[13] 0.50 +:1 *:2 1.69 31 50.70
[9] 0.50 +:1 *:2 1.69 31 50.70
4.2: ( 0.90)
clk[ns] exe step clk CS
( ) [ns] [ns]
DCT(+3,*3) 0.50 +:3 *:5 0.61 38 23.18
[2] 0.50 +:1 *:2 1.74 16 27.84
[13] 0.50 +:1 *:2 1.74 16 27.84
[9] 0.50 +:1 *:2 1.74 16 27.84
EWF(+3,*2) 0.50 +:1 *:2 1.56 18 28.08
[2] 0.50 +:1 *:2 1.72 18 30.96
[13] 0.50 +:1 *:2 1.72 18 30.96
[9] 0.50 +:1 *:2 1.72 18 30.96
EWF3(+3,*2) 0.50 +:1 *:2 1.64 52 85.28
[2] 0.50 +:1 *:2 1.74 52 90.48
[13] 0.50 +:1 *:2 1.74 52 90.48
[9] 0.50 +:1 *:2 1.74 52 90.48
FIR(+4,*4) 0.50 +:2 *:3 1.00 45 45.00
[2] 0.50 +:1 *:2 1.69 31 50.70
[13] 0.50 +:1 *:2 1.69 31 50.70
[9] 0.50 +:1 *:2 1.69 31 50.70
36
44.3: ( 0.95)
clk[ns] exe step clk CS
( ) [ns] [ns]
DCT(+3,*3) 0.50 +:3 *:5 0.62 38 23.56
[2] 0.50 +:1 *:2 1.74 16 27.84
[13] 0.50 +:1 *:2 1.74 16 27.84
[9] 0.50 +:1 *:2 1.74 16 27.84
EWF(+3,*2) 0.50 +:1 *:2 1.57 18 28.26
[2] 0.50 +:1 *:2 1.72 18 30.96
[13] 0.50 +:1 *:2 1.72 18 30.96
[9] 0.50 +:1 *:2 1.72 18 30.96
EWF3(+3,*2) 0.50 +:1 *:2 1.65 52 85.80
[2] 0.50 +:1 *:2 1.74 52 90.48
[13] 0.50 +:1 *:2 1.74 52 90.48
[9] 0.50 +:1 *:2 1.74 52 90.48
FIR(+4,*4) 0.50 +:2 *:3 1.01 45 45.45
[2] 0.50 +:1 *:2 1.69 31 50.70
[13] 0.50 +:1 *:2 1.69 31 50.70























0.85 16.7% 11.0% 0.90 16.7%
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